9c25d39d3e
The generic-rk3568 does not reset the gmac phy, causing the kernel to fail to initialize gmac during cold boot with the error message "mdio_bus stmmac-1: MDIO device at address 1 is missing." Adding a dedicated uboot for EasePi R1 to resolve this issue. The EasePi R1's DTS hasn't been merged into the Linux release yet, so it cannot be submitted to the upstream u-boot. Fixes:ef093299db("uboot-rockchip: add support for LinkEase EasePi R1") Signed-off-by: Liangbin Lian <jjm2473@gmail.com> Link: https://github.com/openwrt/openwrt/pull/20772 (cherry picked from commit5dff7b45d3) With changes: 1. Reorder patch file names (`105-*` to `106-*`). 2. configs/easepi-r1-rk3568_defconfig needs CONFIG_SPL_PAD_TO on u-boot 2024.10. Signed-off-by: Liangbin Lian <jjm2473@gmail.com> Link: https://github.com/openwrt/openwrt/pull/20744 Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
125 lines
3.4 KiB
Diff
125 lines
3.4 KiB
Diff
From bb1996b423b81b94b1468fffe5eb9949434b941e Mon Sep 17 00:00:00 2001
|
|
From: Liangbin Lian <jjm2473@gmail.com>
|
|
Date: Thu, 13 Nov 2025 14:51:21 +0800
|
|
Subject: [PATCH 2/2] board: rockchip: add LinkEase EasePi R1
|
|
|
|
LinkEase EasePi R1 [1] is a high-performance mini router.
|
|
|
|
Specification:
|
|
- Rockchip RK3568
|
|
- 2GB/4GB LPDDR4 RAM
|
|
- 16GB on-board eMMC
|
|
- 1x M.2 key for 2280 NVMe (PCIe 3.0)
|
|
- 1x USB 3.0 Type-A
|
|
- 1x USB 2.0 Type-C (for USB flashing)
|
|
- 2x 1000 Base-T (native, RTL8211F)
|
|
- 2x 2500 Base-T (PCIe, RTL8125B)
|
|
- 1x HDMI 2.0 Output
|
|
- 12v DC Jack
|
|
- 1x Power key connected to PMIC
|
|
- 2x LEDs (one static power supplied, one GPIO controlled)
|
|
|
|
[1] https://doc.linkease.com/zh/guide/easepi-r1/hardware.html
|
|
|
|
Signed-off-by: Liangbin Lian <jjm2473@gmail.com>
|
|
---
|
|
arch/arm/dts/rk3568-easepi-r1-u-boot.dtsi | 3 +
|
|
configs/easepi-r1-rk3568_defconfig | 84 +++++++++++++++++++++++
|
|
2 files changed, 87 insertions(+)
|
|
create mode 100644 arch/arm/dts/rk3568-easepi-r1-u-boot.dtsi
|
|
create mode 100644 configs/easepi-r1-rk3568_defconfig
|
|
|
|
--- /dev/null
|
|
+++ b/arch/arm/dts/rk3568-easepi-r1-u-boot.dtsi
|
|
@@ -0,0 +1,3 @@
|
|
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
+
|
|
+#include "rk356x-u-boot.dtsi"
|
|
--- /dev/null
|
|
+++ b/configs/easepi-r1-rk3568_defconfig
|
|
@@ -0,0 +1,84 @@
|
|
+CONFIG_ARM=y
|
|
+CONFIG_SKIP_LOWLEVEL_INIT=y
|
|
+CONFIG_SYS_HAS_NONCACHED_MEMORY=y
|
|
+CONFIG_COUNTER_FREQUENCY=24000000
|
|
+CONFIG_ARCH_ROCKCHIP=y
|
|
+CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3568-easepi-r1"
|
|
+CONFIG_ROCKCHIP_RK3568=y
|
|
+CONFIG_SPL_SERIAL=y
|
|
+CONFIG_SYS_LOAD_ADDR=0xc00800
|
|
+CONFIG_DEBUG_UART_BASE=0xFE660000
|
|
+CONFIG_DEBUG_UART_CLOCK=24000000
|
|
+CONFIG_PCI=y
|
|
+CONFIG_DEBUG_UART=y
|
|
+CONFIG_FIT=y
|
|
+CONFIG_FIT_VERBOSE=y
|
|
+CONFIG_SPL_FIT_SIGNATURE=y
|
|
+CONFIG_SPL_LOAD_FIT=y
|
|
+CONFIG_LEGACY_IMAGE_FORMAT=y
|
|
+CONFIG_DEFAULT_FDT_FILE="rockchip/rk3568-easepi-r1.dtb"
|
|
+# CONFIG_DISPLAY_CPUINFO is not set
|
|
+CONFIG_DISPLAY_BOARDINFO_LATE=y
|
|
+CONFIG_SPL_MAX_SIZE=0x40000
|
|
+CONFIG_SPL_PAD_TO=0x7f8000
|
|
+# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
|
|
+CONFIG_SPL_ATF=y
|
|
+CONFIG_CMD_GPIO=y
|
|
+CONFIG_CMD_GPT=y
|
|
+CONFIG_CMD_I2C=y
|
|
+CONFIG_CMD_MMC=y
|
|
+CONFIG_CMD_PCI=y
|
|
+CONFIG_CMD_USB=y
|
|
+CONFIG_CMD_ROCKUSB=y
|
|
+CONFIG_CMD_USB_MASS_STORAGE=y
|
|
+CONFIG_CMD_PMIC=y
|
|
+CONFIG_CMD_REGULATOR=y
|
|
+# CONFIG_SPL_DOS_PARTITION is not set
|
|
+CONFIG_SPL_OF_CONTROL=y
|
|
+CONFIG_OF_LIVE=y
|
|
+CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
+CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
+CONFIG_SPL_REGMAP=y
|
|
+CONFIG_SPL_SYSCON=y
|
|
+CONFIG_SPL_CLK=y
|
|
+# CONFIG_USB_FUNCTION_FASTBOOT is not set
|
|
+CONFIG_ROCKCHIP_GPIO=y
|
|
+CONFIG_SYS_I2C_ROCKCHIP=y
|
|
+CONFIG_MISC=y
|
|
+CONFIG_SUPPORT_EMMC_RPMB=y
|
|
+CONFIG_MMC_DW=y
|
|
+CONFIG_MMC_DW_ROCKCHIP=y
|
|
+CONFIG_MMC_SDHCI=y
|
|
+CONFIG_MMC_SDHCI_SDMA=y
|
|
+CONFIG_MMC_SDHCI_ROCKCHIP=y
|
|
+CONFIG_PHY_REALTEK=y
|
|
+CONFIG_DWC_ETH_QOS=y
|
|
+CONFIG_DWC_ETH_QOS_ROCKCHIP=y
|
|
+CONFIG_RTL8169=y
|
|
+CONFIG_NVME_PCI=y
|
|
+CONFIG_PCIE_DW_ROCKCHIP=y
|
|
+CONFIG_PHY_ROCKCHIP_INNO_USB2=y
|
|
+CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
|
|
+CONFIG_SPL_PINCTRL=y
|
|
+CONFIG_DM_PMIC=y
|
|
+CONFIG_PMIC_RK8XX=y
|
|
+CONFIG_REGULATOR_RK8XX=y
|
|
+CONFIG_PWM_ROCKCHIP=y
|
|
+CONFIG_SPL_RAM=y
|
|
+CONFIG_BAUDRATE=1500000
|
|
+CONFIG_DEBUG_UART_SHIFT=2
|
|
+CONFIG_SYS_NS16550_MEM32=y
|
|
+CONFIG_SYSRESET=y
|
|
+CONFIG_USB=y
|
|
+CONFIG_USB_XHCI_HCD=y
|
|
+CONFIG_USB_EHCI_HCD=y
|
|
+CONFIG_USB_EHCI_GENERIC=y
|
|
+CONFIG_USB_OHCI_HCD=y
|
|
+CONFIG_USB_OHCI_GENERIC=y
|
|
+CONFIG_USB_DWC3=y
|
|
+CONFIG_USB_DWC3_GENERIC=y
|
|
+CONFIG_SPL_USB_DWC3_GENERIC=y
|
|
+CONFIG_USB_GADGET=y
|
|
+CONFIG_USB_GADGET_DOWNLOAD=y
|
|
+CONFIG_USB_FUNCTION_ROCKUSB=y
|
|
+CONFIG_ERRNO_STR=y
|