The 3rd PCIe line use the USB2 serdes for PCIe operation. Correctly set it to the DT node so that the mode can be correctly set in the PHY driver. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com> (cherry picked from commit 3ba92e0e3268c07859859968368602d2dc758148) (cherry picked from commit b5a66740c28af721cfbea7eb6edfc275cfec1107) |
||
|---|---|---|
| .. | ||
| imagebuilder | ||
| linux | ||
| llvm-bpf | ||
| sdk | ||
| toolchain | ||
| Config.in | ||
| Makefile | ||